

VNP10N06


"OMNIFET": FULLY AUTOPROTECTED POWER MOSFET

TYPE	V _{clamp}	R _{DS(on)}	l _{lim}
VNP10N06	60 V	0.3 Ω	10 A


- LINEAR CURRENT LIMITATION
- THERMAL SHUT DOWN
- SHORT CIRCUIT PROTECTION
- INTEGRATED CLAMP
- LOW CURRENT DRAWN FROM INPUT PIN
- LOGIC LEVEL INPUT THRESHOLD
- ESD PROTECTION
- SCHMITT TRIGGER ON INPUT
- HIGH NOISE IMMUNITY
- STANDARD TO-220 PACKAGE

DESCRIPTION

The VNP10N06 is a monolithic device made using STMicroelectronics VIPower Technology, intended for replacement of standard power MOSFETS in DC to 50 KHz applications. Built-in thermal shut-down, linear current limitation and overvoltage clamp protect the chip n harsh enviroments.



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
VDS	Drain-source Voltage (V _{in} = 0)	Internally Clamped	V
Vin	Input Voltage	Internally Clamped	V
l _{in}	Input Current	± 20	mA
I _D	Drain Current	Internally Limited	А
I _R	Reverse DC Output Current	-15	Α
V_{esd}	Electrostatic Discharge (C= 100 pF, R=1.5 KΩ)	4000	V
P _{tot}	Total Dissipation at $T_c = 25 \ ^{\circ}C$	42	W
Tj	Operating Junction Temperature	Internally Limited	°C
Tc	Case Operating Temperature	perating Temperature Internally Limited	
T _{stg}	Storage Temperature	-55 to 150	°C

THERMAL DATA

R _{thj-case}	Thermal Resistance Junction-case	Max	3	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient	Max	62.5	°C/W

ELECTRICAL CHARACTERISTICS ($T_{case} = 25 \ ^{\circ}C$ unless otherwise specified) OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{CLAMP}	Drain-source Clamp Voltage	$I_D = 200 \text{ mA}$ $V_{in} = 0$	50	60	70	V
VIL	Input Low Level Voltage	$I_D = 100 \ \mu A$ $V_{DS} = 16 \ V$			1.5	V
VIH	Input High Level Voltage	$R_L = 27 \Omega$ $V_{DD} = 16 V$ $V_{DS} = 0.5 V$	3.2			V
VINCL	Input-Source Reverse Clamp Voltage	$I_{in} = -1 \text{ mA}$ $I_{in} = 1 \text{ mA}$	-1 8		-0.3 11	V V
IDSS	Zero Input Voltage Drain Current (V _{in} = 0)				250 100	μΑ μΑ
liss	Supply Current from Input Pin	$V_{DS} = 0 V V_{in} = 5 V$		150	300	μA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
R _{DS(on)}	Static Drain-source On Resistance	$V_{in} = 7 V$ $I_D = 1 A T_J < 125 °C$		0.15	0.3	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Coss	Output Capacitance	$V_{DS} = 13 V$ f = 1 MHz $V_{in} = 0$		350	500	рF

57

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING (**)

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on Delay Time	V _{DD} = 16 V I _d = 1 A		1100	1600	ns
tr	Rise Time	$V_{gen} = 7 V$ $R_{gen} = 10 \Omega$		550	900	ns
t _{d(off)} t _f	Turn-off Delay Time Fall Time	(see figure 3)		200 100	400 200	ns ns
t _{d(on)}	Turn-on Delay Time	$V_{DD} = 16 V$ $I_d = 1 A$		1.2	1.8	μs
tr	Rise Time	$V_{gen} = 7 V$ $R_{gen} = 1000 \Omega$		1	1.5	μs
t _{d(off)}	Turn-off Delay Time	(see figure 3)		1.6	2.3	μs
tf	Fall Time			1.2	1.8	μs
(di/dt) _{on}	Turn-on Current Slope	$V_{DD} = 16$ V $I_D = 1$ A V _{in} = 7 V R _{gen} = 10 Ω		1.5		A/µs
Qi	Total Input Charge	$V_{DD} = 12 \text{ V} I_D = 1 \text{ A} V_{in} = 7 \text{ V}$		13		nC

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V _{SD} (*)	Forward On Voltage	$I_{SD} = 1 A V_{in} = V_{IL}$		0.8	1.6	V
t _{rr} (**)	Reverse Recovery Time	$I_{SD} = 1 A$ di/dt = 100 A/µs V _{DD} = 30 V T _i = 25 °C		125		ns
Q _{rr} (**)	Reverse Recovery Charge	(see test circuit, figure 5)		0.22		μC
I _{RRM} (**)	Reverse Recovery Current			3.5		A

PROTECTION

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
l _{lim}	Drain Current Limit	V _{in} = 7 V V _{DS} = 13 V	6	10	15	Α
t _{dlim} (**)	Step Response Current Limit	$V_{in} = 7 V$ V_{DS} step from 0 to 13 V		12	20	μs
T _{jsh} (**)	Overtemperature Shutdown		150			°C
T _{jrs} (**)	Overtemperature Reset		135			°C
E _{as} (**)	Single Pulse Avalanche Energy	starting T _j = 25 $^{\circ}$ C V _{DD} = 24 V V _{in} = 7 V R _{gen} = 1 K Ω L = 10 mH	250			mJ

(*) Pulsed: Pulse duration = 300 μs , duty cycle 1.5 % (**) Parameters guaranteed by design/characterization



PROTECTION FEATURES

During Normal Operation, the INPUT pin is electrically connected to the gate of the internal power MOSFET through a low impedance path as soon as $V_{IN} > V_{IH}$.

The device then behaves like a standard power MOSFET and can be used as a switch from DC to 50KHz. The only difference from the user's standpoint is that a small DC current (typically 150 μ A) flows into the INPUT pin in order to supply the internal circuitry.

During turn-off of an unclamped inductive load the output voltage is clamped to a safe level by an integrated Zener clamp between DRAIN pin and the gate of the internal Power MOSFET.

In this condition, the Power MOSFET gate is set

to a voltage high enough to sustain the inductive load current even if the INPUT pin is driven to 0V.


The device integrates an active current limiter circuit which limits the drain current I_{D} to I_{lim} whatever the INPUT pin Voltage.

When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the heatsinking capability. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold T_{ish} .


If T_j reaches T_{jsh} , the device shuts down whatever the INPUT pin voltage. The device will restart automatically when T_j has cooled down to T_{jrs}

[]


Thermal Impedance




Output Characteristics




Static Drain-Source On Resistance




Derating Curve




Static Drain-Source On Resistance vs Input Voltage




Static Drain-Source On Resistance




Input Charge vs Input Voltage




Normalized Input Threshold Voltage vs Temperature




Normalized On Resistance vs Temperature




Capacitance Variations




Normalized On Resistance vs Temperature









Turn-on Current Slope




Turn-off Drain-Source Voltage Slope




Switching Time Resistive Load




Turn-off Drain-Source Voltage Slope




Switching Time Resistive Load










Current Limit vs Junction Temperature

Source Drain Diode Voltage vs Junction Temperature



Step Response Current Limit




Fig. 1: Unclamped Inductive Load Test Circuits




Fig. 3: Switching Times Test Circuits For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveforms




Fig. 4: Input Charge Test Circuit






Fig. 6: Waveforms



VNP10N06

TO-220 MECHANICAL DATA

DIM		mm.	
DIM.	MIN.	ТҮР	MAX.
A	4.40		4.60
b	0.61		0.88
b1	1.15		1.70
с	0.49		0.70
D	15.25		15.75
E	10		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
ØP	3.75		3.85
Q	2.65		2.95
Package Weight		1.9Gr. (Typ.)	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may results from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a trademark of STMicroelectronics

© 2004 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

57